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This paper proposes a method for impedance measurements based on a closed-loop implementation of
CMOS circuits. The proposed system has been conceived for alternate current excited systems,
performing simultaneously driving and measuring functions, thanks to feedback. The system delivers
magnitude and phase signals independently, which can be optimized separately, and can be applied to
any kind of load (resistive and capacitive). Design speciﬁcations for CMOS circuit blocks and trade-offs
for system accuracy and loop stability have been derived. Electrical simulation results obtained for
several loads agree with the theory, enabling the proposed method to any impedance measurement
problem, in special, to bio-setups including electrodes.1. Introduction
Impedance is a useful parameter for determining the proper-
ties of matter [1]. Today, many research goals are focused to
measure the impedance of biological samples. There are several
major beneﬁts of measuring impedances in medical and biological
environments: ﬁrst, most biological parameters and processes can
be monitored using its impedance as marker [2–5]. Second, bio-
impedance measurement is a non-invasive technique and, third, it
represents a relatively cheap technique in labs. Impedance
Spectroscopy (IS) in cell cultures [6] and Electrical Impedance
Tomography (EIT) in bodies [7] are examples of the impedance
utility in this ﬁeld.
For the problem of measuring a given impedance Zx, with
magnitude Zxo and phase f, several methods have been reported.
Commonly, these methods require excitation and processing
circuits. Excitation is usually done with Alternating Current (AC)
sources, while processing steps are based on coherent demodula-
tion principle [1] or synchronous sampling [8]. In both, processing
circuits must be synchronized with excitation signals, as a
requirement for the technique works, obtaining the best noise
performance when proper ﬁlter functions (High-Pass (HP) and
Low-Pass (LP)) are incorporated. Block diagrams for both arefera),illustrated in Figs. 1 (a) and (b), respectively. The main drawback
for the Ackmann method [1] is that the separated channels for
in-phase and quadrature components must be matched to avoid
large phase errors. Synchronous sampling proposed by Palla´s
avoids two channels and demodulation, by selecting accurate
sampling times, and adding an HP ﬁlter in the signal path to
prevent low-frequency noise and sampler interferences. Both
work as feed-forward systems: the signal generated on Zx is
ampliﬁed and then processed. The setups for bio-impedance
measurements usually include electrodes between their
components as sensor interface between the electronic
instrumentation and the bio-samples, so when excitation signals
are applied, the electrodes’ performance could be considered as
part of the load is being excited from driving circuits point of
view. A detailed description of the electrode models for biological
measurement can be found in [5]. The presented work proposes a
closed-loop method for bio-impedance measurement based on
the AC voltage source application, with constant amplitude, to
impedance under test (ZUT). This method can be applied
to electrode-based sensor systems, solving the main problems of
using electrodes and their impedance frequency dependence in
the following forms: ﬁrst, limiting by design the voltage applied
to electrodes. This allows biasing the electrodes at the linear
operation region. Second, it permits incorporating the frequency
dependence of the electrode impedance to design equations,
making easier the selection of the working frequency and
allowing the optimization of the system performance, since it
could be possible to set the frequency for optimum system
response. Once these electrode constrains are considered, the
proposed circuits deliver magnitude and phase impedance signals
directly in easy from to be acquired: a time constant voltage, for
magnitude, and the duty cycle of a digital signal, for phase.
This paper in organized as follows: Section 2 describes the
proposed CMOS closed-loop system for impedance measurement.
In Section 3, the main circuits employed for impedance measure-
ment are reported. Design system considerations for loop stability
are given in Section 4. Simulation results for several types of loads
and setups will prove the correct performance of the proposed
system in Section 5. Conclusions are underlined in Section 6.2. Proposed impedance measure system
The proposed circuits for the measurement of impedance
magnitude, Zxo, consider an AC current excitation signal, with o
frequency. The circuits are designed to work maintaining a
constant amplitude across the load (Vxo¼cte), known as Potentio-
stat (Pstat) condition. The proposed circuit block diagram, shown
in Fig. 2, has the following as main components: an
Instrumentation Ampliﬁer (IA), a rectiﬁer, an error ampliﬁer,
and a current oscillator with programmable output current
amplitude. The voltage gain of the instrumentation ampliﬁer
passband is aia. The rectiﬁer works as a full wave peak-detector,Vref
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Fig. 1. (a) Coherent demodulation. (b) Synchronous sampling.sensing the Vo peak-to-peak voltage value. Its output is a time
constant voltage, Vdc, with adc gain (Vdc¼adcaiaVxo). The error
ampliﬁer, with aea gain, will compare the DC signal with a
reference, Vref, to amplify the difference. The current oscillator
generates the AC current to excite the load. It is composed of an
external AC voltage source, Vs, an Operational Transconductance
Ampliﬁer (OTA) with gm transconductance, and a four-quadrant
voltage multiplier with K constant. The voltage generated by Vs,
Vso,sinot, is multiplied by Vm, and current converted by the OTA.
The equivalent transconductance from the magnitude voltage
signal, Vm, to the excitation current, ix, is Gm¼gm Vso K. A simple
analysis of the full system gives the approximated expression for
the voltage amplitude at Vx
Vxo ¼
Vref
aia  adc
ð1Þ
when condition
ZxoGmaeaaiaadcc1 ð2Þ
is satisﬁed. It is deﬁned the system closed-loop gain as
ao¼ZxoGmaiaadcaea. Voltage in Eq. (1) remains constant if aia and
adc remain constant too. Hence, Pstat condition is fulﬁlled if
condition in Eq. (2) is true. Considering the relationship between
the current ix and the magnitude voltage Vm (ixo¼Gm, Vm), the
impedance magnitude is
Zxo ¼
Vxo
Gm
 1
Vm
ð3Þ
Eq. (3) shows that from voltage Vm, the impedance magnitude
Zxo can be calculated, since Vxo and Gm are known from Eq. (1) and
the design parameters. The impedance phase could also be
measured with Vf signal in Fig. 2, by considering the input
voltage oscillator, Vs, in phase with the ix current. This signal can
be squared or converted into a voltage digital signal, to be used as
time reference or sync signal (Vxd). The Vo voltage is also
converted into a squared waveform (Vod) by means of a voltage
comparator. If these two signals feed the input of an EXOR gate, a
digital signal will be obtained, Vf, called phase voltage, whose
duty cycle, d, is directly proportional to the phase to be measured.
From Eq. (2), the range of Zxo magnitude value must be known
in order to be satisﬁed. However, depending of the set-up for
measuring employed, the Zxo can include different parasitics. In
four-wire based systems, these effects are minimized by the high
input impedance ampliﬁer, but in two-wire ones, the ampliﬁer
output voltage delivers the contribution of both impedances,
namely from the set-up and ZUT, so Zxo must be known and
quoted before to deﬁne the circuit speciﬁcations. Fig. 2 illustrates
a two-wire system. The impedance to be measured should be
placed between electrodes e1 and e2.AC
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and phase are obtained from signals Vm and Vf, respectively.
The amplitude of the input voltage instrumentation ampliﬁer,
Vxo, can be now limited, thanks to the feedback loop, enabling the
proposed system for impedance measures based on electrodes [5],
as is the case of bio-impedance measure systems [9]. Changes
with frequency in magnitude of electrode impedances can be
incorporated to Zxo in order to satisfy Eq. (2).
Absolute errors at impedance magnitude measurements will
be dependent on circuit parameters aia, adc and Gm, as expressed
in Eqs. (1) and (3). These error sources are similar and common for
other impedance techniques [1,2]. Also, phase errors have an
additive contribution from the instrumentation ampliﬁer phase
response, which have to be considered. In many applications, the
relative impedance changes, evaluated after system calibration,
contain the most relevant information and relax the circuit
performance speciﬁcations. Errors in the aforementioned para-
meters could limit the system performance.3. CMOS circuit design
The circuits required to implement the blocks in Fig. 2 have
been designed in a 0.35mm CMOS technology for 3V power
supply. Design parameters were adjusted initially for 10 kHz
frequency, with Zxo¼100kO. The parameters chosen were
ao¼100, aia¼10, adc¼0.25, aea¼500, Gm¼1.2uS, and Vref¼20mV.
The Zxo value can belong only to impedance to be measured or
include also the set-up contribution. In all cases, its minimum
value must be known to fulﬁl Eq. (2).
3.1. Instrumentation ampliﬁer
The instrumentation ampliﬁer circuit schematic is shown in
Fig. 3. It is a two-stage ampliﬁer: a transconductance input stage
and a trans-resistance output stage, where ﬁltering functionality
has been included. The passband frequency edges were designed
according to the frequency range common to impedance
measurements and spectroscopy analysis [10]. The low-pass
ﬁlter corner was set at approximately 1MHz frequency, with R2
and C2 circuit elements, while the high-pass ﬁlter corner at
100Hz, with Gmhp and C1 components for its implementation.
Special care was given to common-mode rejection ratio derivedR1
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Fig. 3. CMOS instrumentatiofrom possible electrode mismatch, input noise performance and
low-power supply consumption. The frequency response,
magnitude and phase are illustrated in Fig. 4, for an input
voltage of amplitude 10mV and aia¼10. It can be observed how
phase response is not constant at the passband, increasing phase
errors at the edges. This additive effect can be corrected by
calibration. Also, gain is not constant at bandpass edges, which
could decrease the closed-loop gain (ao) and increase the errors at
impedance magnitude.
3.2. The rectiﬁer and error ampliﬁer
The full wave rectiﬁer in Fig. 5a was developed by the authors,
and it is based on pass transistors (MP, MN) to load the capacitor
Cr at the nearest voltage of Vo. The two comparators detect when
the input signal is higher (lower) than Vop (Vom) in each instant,
charging then the Cr capacitors to the Vo peak (positive or
negative) value. Settling time for comparators must be small for
fast voltage input resolution. The discharge of Cr is done by
current sources, Idis, and has been set to 1mV voltage ripple in a
time period. Fig. 5b illustrates the waveforms obtained by
electrical simulations for the upper and lower rectiﬁed signals
at 10 kHz, for Cr¼20pF, Idis¼200pA. In spectroscopy analysis,
when frequency changes in a given range, the discharge current
should be programmed at each frequency to fulﬁl the estimated
1mV voltage ripple in the rectiﬁer output voltage. At the output
voltages, Vom and Vop, a differential-to-single ampliﬁer [14] was
added for single rail conversion. Its output, Vdc, has a gain adc
respect to rectiﬁer input amplitude, Vo.
To compare the rectiﬁer output voltage Vdc with Vref, the
difference is ampliﬁed, creating the magnitude voltage signal, Vm,
which has information on impedance magnitude. A simple two-
stage operational ampliﬁer, in open loop conﬁguration, is
employed for error ampliﬁcation [14]. The voltage signal Vdc
must be as near as possible to Vref.
3.3. The current controlled circuit
For ix amplitude programming, a four-quadrant multiplier and
an OTA were designed. Both are placed in series as shown in Fig. 6.Gmhp
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Fig. 4. Instrumentation ampliﬁer magnitude and phase frequency response for 10mV input amplitude.
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Fig. 6. Blocks of the current controlled circuit: a multiplier in series with an OTA.The external AC voltage source is ﬁrst multiplied by the voltage
Vm. The result is later converted to AC current for load excitation.
The schematic of the four-quadrant multiplier circuit is shown
in Fig. 7 [11]; this was selected because inputs are AC signals, its
topology is simple, it has reduced number of transistors and can
work at low-voltage low-power conditions. It has two inputs: the
external AC voltage generator, Vs, and the voltage magnitude, Vm.
The multiplier output waveforms are shown in Fig. 8. In this
ﬁgure, the AC signal Vs has 200mV of amplitude at 10 kHz
frequency, and it is multiplied by a DC signal, Vm, in the range
[0,200mV]. The differential output is given by
Vout ¼ Vout1Vout2 ¼ 2R
ﬃﬃﬃﬃﬃﬃﬃﬃﬃﬃ
knkp
q
VmVs ¼ KVmVs ð4Þ
where K is the constant of the multiplier, and kn and kp the
transconductance parameters for M1 and M6 transistors.The operational transconductance ampliﬁer employed has the
schematic in Fig. 9 [10]. The cascode output stage reduces the load
effect due to large ohmic values in loads (Zxo). Typical output
resistance for cascode output stages is greater than 100MO, so
errors expected due to load resistance effects will be small.3.4. The comparator
The voltage comparator selected is shown in Fig. 10 [14]. A
chain of inverters have been added at its output for fast response
and regeneration of digital levels. The comparator is employed
both for rectifying the AC signal and squaring the sinusoidal
voltage signals for obtaining full range digital signal at the EXOR
gate inputs.
From the design data an amplitude is obtained for the voltage
Vx of 8mV over the load Zx. In electrode-based measurements, Vxo
has typically low and limited values (tens of mV) to control its
expected electrical performance [5]. This condition is preserved
by design, thanks to the voltage limitation imposed by the Pstat
operation mode, and can be tuned by changing the value of Vref (in
our case 20mV), as it is derived from Eq. (1).
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Due to the high loop gain for satisfying condition in Eq. (2), it is
necessary to study the stability of the system. In steady-state,
eventual changes produced at the load can generate variations atthe rectiﬁer output voltage, which will be ampliﬁed aea times,
leading to out of range for some circuits. To avoid this, some
control mechanism should be included in the loop. A ﬁrst order
low-pass ﬁlter was selected at the error ampliﬁer output. This LPF
in Fig. 11 acts as a delay element, avoiding an excessive fast
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Fig. 12. Start-up transient from Vm¼0 to its steady-state, for (a) t¼10ms and (b) t¼2ms, at f¼10 kHz.response in the loop, by setting a dominant pole. For a given DVdc
voltage increment, in a period of time of the AC signal, the gain of
the loop must be below unity. To analyse the response of the loop
to a DVdc(t) voltage increment, we cut the loop between the
rectiﬁer and error ampliﬁer. The corresponding voltage response
will be
DVdc,out ¼ ZxoGmaeaaiaadcð1et=tÞDVdc ð5Þ
For a gain below unity in a period of time t¼T, the output
voltage increment of the rectiﬁed signal must be lesser than the
corresponding input voltage changes, DVdc,outoDVdc; hence,
1oZxoGmaeaaiaadcð1et=tÞ ð6Þ
which means an LPF time constant given by
t4 T
ln aoao1
  ð7Þ
This condition makes the ﬁlter design dependent on ZUT
through the parameter Zxo, which should be quoted in order to
apply the condition in Eq. (7) properly. For example, if we take ao
¼100, for a 10kHz working frequency, the period is T¼0.1 ms,
and to9.94991ms. If t¼RF CF in a discrete ﬁrst order ﬁlter
realization, for CF¼20pF, it corresponds to RF¼500MO. Preser-
ving by design large ao values, imposed by Eq. (2), the working
frequency will deﬁne the values of t in LPF. For load dependent
values on ao, as the case of living cells on top of electrodes, Eq. (7)
should consider the biggest value of ao for quoting the worst case
design. The stability problem is also present at the start-up
operation, for each new measure. In this situation, reset is applied
to the system by initializing to zero the ﬁlter capacitor.
Measurement process starts from Vm¼0, and after several periodsof time it is found to achieve steady-state. This is the time
required to load the capacitors Cr, at rectiﬁer, up to their steady-
state value. This can be observed at the waveforms in Fig. 12, for
t¼10ms and t¼2ms, where the settling transient at the rectiﬁer
envelops are also represented. When signal Vo (IA output) found
the value of 80mV, the loop starts working. In the ﬁrst case
(t¼10ms), is satisﬁed condition in Eq. (7). It can be observed how
if t¼2ms, transient to ﬁnal value is not well controlled. The
number of periods required for settling is Nc and the time required
to perform a measure is deﬁned as T.Nc. The inﬂuence of the input
noise of the instrumentation ampliﬁer over the output signal (Vm)
will be reduced as a consequence of this LP ﬁltering process.5. Simulation results
A ﬁrst set of electrical simulations was performed at 10kHz
frequency, using for Zx resistive (100 kO), RC (100kO||159pF) and
capacitive (159pF) loads. Fig. 13 shows the waveforms obtained
using spectre electrical simulator for excitation signals, Vx and ix,
and the resulting signals derived to obtain magnitude, Vm, and
phase, Vf. The ampliﬁer output voltage Vo is nearly constant and
equal to 80mV for all loads, fulﬁlling the Pstat condition (Vxo¼Vo/
aai¼8mV), while ix has an amplitude adapted to load for each
case. The Vm value gives the expected magnitude of Zxo using
Eqs. (1) and (3) in all cases, as shown in Table 1. The measure duty
cycle allows the calculus of the Zx phase. The 10kHz frequency
has been selected because the phase shift introduced by the
instrumentation ampliﬁer is close to zero, minimizing its
inﬂuence on phase calculations. This and other deviations from
ideal performance derived from process parameters variations
αiaVx
ix
upper  envelop
lower envelop
αiaVx
ix
αiaVx
ix
time [ms]
4.80 4.85 4.90 4.95
100
0
−100
150
0
−150
1.5
0
−1.5
−60
−80
−100
100
0
−100
150
0
−150
1.5
0
−1.5
−60
−80
−100
V
o
 
[m
V]
100
0
−100
i x
 
[n
A]
V
o
 
[m
V]
i x
 
[n
A]
V
o
 
[m
V]
i x
 
[n
A]
150
0
−150
V φ
 
[V
]
1.5
0
−1.5
V
m
 
[m
V]
V φ
 
[V
]
V
m
 
[m
V]
V φ
 
[V
]
V
m
 
[m
V]
−60
−80
−100
Vm=-67mV
Vφ
Vm=-95mV
Vφ
Vm=-67mV
Vφ
5.00
time [ms]
4.80 4.85 4.90 4.95 5.00
time [ms]
4.80 4.85 4.90 4.95 5.00
time [ms]
4.80 4.85 4.90 4.95 5.00
time [ms]
4.80 4.85 4.90 4.95 5.00
time [ms]
4.80 4.85 4.90 4.95 5.00
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Table 1
Simulation results at 10 kHz for several Zx loads.
Zx Vm [mV] d Zxo [kO] f [1]
sim sim sim teo sim teo
case R 67.15 0.005 99.28 100.0 00.93 0
case RC 94.96 0.247 70.20 70.70 44.44 45
case C 67.20 0.501 99.21 100.0 90.04 90
Table 2
Simulation results for Rx||Cx load. (Cx¼15.9 pF, f¼100 kHz, fIA(100 kHz)¼2.31,
Gm¼1.6mS.
Rx [kO] Vm [mV] d [us] Vxo [mV] Zxo [kO] f [1]
10 491.0 0.24 7.8 9.92 6.34
20 251.2 0.40 7.8 19.43 12.1
50 112.7 0.83 7.9 43.60 27.6
100 69.7 1.34 7.9 70.80 43.9
200 55.2 1.85 7.9 89.53 64.3
500 50.4 2.27 7.9 97.97 79.4
1000 49.7 2.42 7.9 99.35 84.8
should be adjusted by calibration. Errors in both parameters are
within the expected range (less than 1%).
Another parallel RC load has been simulated. In this case, the
working frequency is 100 kHz, Cx¼15.9 pF, and the values of Rx are
in the range [10kO, 1MO]. The results are listed in Table 2 and
represented in Fig. 14. Excellent agreement was obtained for both
magnitude and phase with the theory.
A four-wire system for Zx measurements is shown in Fig. 15a.
This kind of set-up can be useful in electrical impedancetomography (EIT) of a given object [7], decreasing the electrode
impedance inﬂuence (Ze1 to Ze4) on the output voltage (Vo), thanks
to the instrumentation ampliﬁer high input impedance. The
model used for the electrode in Fig. 15c considers the double layer
capacitance (Cp), the charge transfer resistance (Rp) and the
spreading resistance (Rs) of an electrode-solution system [5].
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Table 3
Simulation results for four-electrode setup and a load Zx¼100kO.
frequency [kHz] Zxo [kO] f [1]
sim teo sim teo
0.1 96.17 92.49 11.70 13.67
1 99.40 100.00 1.22 1.90
10 99.80 100.00 0.20 0.12
100 99.70 100.00 4.10 3.20
1000 95.60 96.85 40.60 32.32Parameters values have been taken from [3]. Using a 100kO load
at 10 kHz frequency, the voltage at Zx load matches the amplitude
of Vxo¼8mV, and the calculus of the impedance value at 10 kHz
frequency (Zxo¼99.8 kO and f¼0.21) is correct. The same load is
maintained in a wide range of frequencies (100Hz to 1MHz),
achieving the magnitude and phase listed in Table 3. The main
deviations are present at the ampliﬁer bandpass frequency edges
due to lower and upper 3dB frequency corners. It can be
observed the phase response measured and the inﬂuence due to
ampliﬁer frequency response in Fig. 4. In this case, for
spectroscopy analysis, discharge current, Idis, in full waverectiﬁer has been selected to fulﬁl 1mV output voltage ripple.
In a similar way, the equivalent transconductance Gm and the
time constant at LPF in Fig. 11 should be programmed to each
working frequency.
A two-electrode system is employed in Electric Cell substrate
Impedance Spectroscopy (ECIS) [6] as a technique capable of
obtaining basic information on single or low concentration of
cells. The main drawback of two-wire systems is the output signal
corresponds to the series of two electrodes and the load, being
necessary to extract the load from the measures [12,13]. Fig. 15b
shows a two-electrode set-up in which the load or sample
(100kO) has been measured in the frequency range of [100Hz,
1MHz]. Circuit parameters were adapted to satisfy the ao¼100
condition, since Zxo will change from around 1MO to 100 kO
when passing from tens of Hz to MHz frequencies, due to
electrode impedance dependence. The simulation data obtained
are shown in Table 4. At 10 kHz frequency, magnitude Zxo
becomes 107.16 kO, because it includes two electrodes in series.
The same effect occurs for phase, now becoming 17.241. Results
are shown in Table 4 for the frequency range considered. The
accuracy observed is better at the mid-bandwidth. Again, errors in
magnitude and phase increase at the bandpass corners of the
instrumentation ampliﬁer.
Table 4
Simulation results for two-electrode setup and a load Zx¼100 kO.
frequency [kHz] Zxo [kO] f [1]
sim teo sim teo
0.1 1058.8 1087.8 40.21 19.00
1 339.35 344.70 56.00 62.88
10 107.16 107.33 17.24 17.01
100 104.80 102.01 6.48 5.09
1000 104.24 102.00 37.80 32.24In both cases, when using electrodes, the equivalent circuit
described in [3] was employed for the electrode model. This
circuit represents a possible and real electrical performance of
electrodes in some cases. In general, the electric model for
electrodes will depend on the electrode-to-sample [12,13] and/or
medium [5] interfaces and should be adjusted to each test
problem. In this work, a real electrical electrode model was used
to conﬁrm the adequate performance of the proposed CMOS
measurement system.6. Conclusions
This paper proposes the design of a CMOS system for
impedance measurement, useful for sensing biological samples,
thanks to the possibility of including the electrode speciﬁcations
at the design process. The proposed system works using Pstat
condition to control the voltage amplitude on the sensing
electrodes, and can be designed to work at several frequencies.
New feedback circuit implementations for both exciting the load
and delivering measure signals are proposed. Input offset and
noise ampliﬁer are attenuated, thanks to high-pass and low-pass
ﬁlter functions, respectively. Design trade-offs for system accu-
racy and stability have been derived. Electrical simulations prove
the correct circuit performance, obtaining magnitude and phase
errors below 1% for several frequencies and measurement setups.Acknowledgement
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